FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 10-06-2004, 12:20 PM
Muthu
Guest
 
Posts: n/a
Default Crossing clock domain issue at Functional Simulation

Hi,

It is understood that, HDL functional simulation will not bring out
any Metastability issue with the crossing clock domain paths.

|-----| |------|
---| FF1 |----------| FF2 |---
| | | |
Clk1--|> | Clk2--|> |
|-----| |------|


But, is there any tricky way to Fail the Fucntional simulation for
Crossing clock domain issues.

--
Regards,
Muthu
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Single clock pulse transfer b/w clock domain himassk Verilog 3 05-18-2007 08:10 AM
Pointer to a good article on clock domain crossing Philip Freidin FPGA 3 08-03-2004 10:19 PM
hold violation cause by crossing clock domain BlackSim FPGA 1 02-02-2004 05:24 PM
Functional Simulation QuartusII Vazquez FPGA 1 12-02-2003 12:21 PM


All times are GMT +1. The time now is 02:15 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved