FPGA Central

World's 1st FPGA Portal

		FPGA Groups > NewsGroup > FPGA
Crossing clock domain issue at Functional Simulation

FPGA comp.arch.fpga newsgroup (usenet)

LinkBack

Thread Tools

Display Modes

#1 (permalink)

10-06-2004, 12:20 PM

Muthu

Guest

Posts: n/a

Crossing clock domain issue at Functional Simulation

Hi,

It is understood that, HDL functional simulation will not bring out
any Metastability issue with the crossing clock domain paths.

|-----| |------|
---| FF1 |----------| FF2 |---
| | | |
Clk1--|> | Clk2--|> |
|-----| |------|

But, is there any tricky way to Fail the Fucntional simulation for
Crossing clock domain issues.

--
Regards,
Muthu

Bookmarks

« Sine function implementation in FPGA?? | Changing clock domain »

Thread Tools
Show Printable Version Email this Page
Display Modes
Linear Mode Switch to Hybrid Mode Switch to Threaded Mode

Posting Rules
You may not post new threads You may not post replies You may not post attachments You may not edit your posts BB code is On Smilies are On [IMG] code is On HTML code is Off Trackbacks are On Pingbacks are On Refbacks are On Forum Rules

Similar Threads
Thread	Thread Starter	Forum	Replies	Last Post
Single clock pulse transfer b/w clock domain	himassk	Verilog	3	05-18-2007 08:10 AM
Pointer to a good article on clock domain crossing	Philip Freidin	FPGA	3	08-03-2004 10:19 PM
hold violation cause by crossing clock domain	BlackSim	FPGA	1	02-02-2004 05:24 PM
Functional Simulation QuartusII	Vazquez	FPGA	1	12-02-2003 12:21 PM

All times are GMT +1. The time now is 07:27 PM.