FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 07-07-2003, 07:01 PM
Bojan
Guest
 
Posts: n/a
Default CPSR register

Hey,
I'm trying to implement a code that requires the use of interrupts on the Xilinx rpp. I'm using the core module CM7TDMI. In order to do this I have to set the interrupt disable flag in the CPSR register to low, but I can't find any information on where this register is located, and which bits corresponds to these interrupt disable flags. If anyone has any information on this please post it here, or tell me where I can find it.

Thank you
Bojan
Reply With Quote
Reply

Bookmarks


Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
4 to 1 mux without using register Mahurshi Akilla Verilog 12 04-23-2007 08:52 PM
Register to register read Ani Verilog 1 12-13-2006 05:41 PM
Trying to monitor output of a register instantiates another register seanadams Verilog 1 02-11-2004 06:13 PM


All times are GMT +1. The time now is 12:20 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2024, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved