FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal


Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 05-03-2006, 08:37 PM
Prodatron / SymbiosiS
Posts: n/a
Default CPC TREX 24MHz Turbo Core available PLUS complete source code


today TobiFlex released his new turbo core for the CPC TREX.
The CPC TREX is a complete FPGA-based implementation of the classic
computer Amstrad CPC on a Terasic T-REX C1 board (
). The great thing is, that TobiFlex also released the complete source
code as a Quartus Snapshot!

The core includes his new Z80 implementation which is much smaller,
faster and more compatible than the previous OpenCore T80. So everyone,
how is searching for a better Z80 core, should have a look on it. If
you switch the CPC TREX into Turbo Mode you will have a system with
24MHz power! This is really a little bit crazy fast.

The update also contains a new start-up system. The Starter-SymbOS is
included directly in the flash file and doesn't need to be loaded with
the 6502-based big boot from CF card any more. That means, booting the
TREX is much faster now. The Starter-SymbOS is the "risc-version" of
the brand new Release 1.0.

Please download the update and the TREX turbo core source code here:


Reply With Quote


Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On

Similar Threads
Thread Thread Starter Forum Replies Last Post
Hardware book like "Code Complete"? Davy Verilog 30 08-21-2006 11:34 AM
need byteblaster II source code chudar FPGA 1 02-23-2006 07:21 PM
XC4013E complete pci core example SimonX FPGA 0 01-27-2005 10:18 PM
Data Recovery SOURCE CODE ( SOURCE CODES of Professional Data Recovery Software ) Author Tarun Tyagi FPGA 0 12-29-2004 06:01 PM
Open Source Arm core version_0.5 Konrad Eisele FPGA 0 02-19-2004 04:57 PM

All times are GMT +1. The time now is 01:22 AM.

Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved