FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 11-01-2003, 03:10 AM
Guest
 
Posts: n/a
Default Convert verilog to VHDL??

Hi,
Does anyone know how I can convert my verilog code to VHDL?

Stanley


Reply With Quote
  #2 (permalink)  
Old 11-01-2003, 03:32 AM
Glen Herrmannsfeldt
Guest
 
Posts: n/a
Default Re: Convert verilog to VHDL??


<[email protected]> wrote in message
news:[email protected]
> Hi,
> Does anyone know how I can convert my verilog code to VHDL?


I would ask in comp.lang.verilog or comp.lang.vhdl

-- glen


Reply With Quote
  #3 (permalink)  
Old 11-01-2003, 11:12 AM
Valentin Tihomirov
Guest
 
Posts: n/a
Default Re: Convert verilog to VHDL??

Do not forget to mention level of description (RTL or structural). The
latter should be simpler.


Reply With Quote
  #4 (permalink)  
Old 11-01-2003, 09:20 PM
David R Brooks
Guest
 
Posts: n/a
Default Re: Convert verilog to VHDL??

X-HDL: http://www.x-tekcorp.com/xhdl3.htm
The demo doesn't allow you to save it, though.

<[email protected]> wrote:

:Hi,
oes anyone know how I can convert my verilog code to VHDL?
:
:Stanley
:

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
convert hex string to bit vector in system verilog [email protected] Verilog 1 10-15-2008 07:07 PM
Tool for convert xilinx schematic to verilog Actarus Verilog 1 10-07-2008 03:36 PM
How to convert a algorithm to verilog code. naran Verilog 3 01-19-2007 11:57 AM
How to convert Verilog to VHDL? Verilog 3 11-04-2003 01:26 PM


All times are GMT +1. The time now is 05:08 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved