FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 07-03-2008, 02:42 PM
Tiago Noronha
Guest
 
Posts: n/a
Default Constraints for router

Hi,

I need to ensure that two FFs are placed close to each other. Does
anybody know if it's possible? Can I use any constraints in my UCF, or
any attributes of signals?

Thanks

Reply With Quote
  #2 (permalink)  
Old 07-03-2008, 04:08 PM
John McCaskill
Guest
 
Posts: n/a
Default Re: Constraints for router

On Jul 3, 6:42 am, Tiago Noronha <[email protected]> wrote:
> Hi,
>
> I need to ensure that two FFs are placed close to each other. Does
> anybody know if it's possible? Can I use any constraints in my UCF, or
> any attributes of signals?
>
> Thanks



Yes you can do that. You can use a relative location constraint, or
and area group constraint to do that.

For the details of how to do it, refer to the Xilinx constraint guide.
It is included in the ISE distribution. It should be located at:
$Xilinx\doc\usenglish\books\docs\cgd\cgd.pdf

Regards,

John McCaskill
www.FasterTechnology.com
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Design of a Router O. Olson Verilog 8 07-08-2008 04:13 AM
Help, router can't rout all connections (XILINX) Mark FPGA 6 04-17-2008 12:51 PM
d-link router? FPGA 5 06-29-2007 03:52 PM
XDL router info needed potter FPGA 2 05-02-2006 07:24 PM
Why is router software not multi-threaded? Peter Sommerfeld FPGA 5 01-23-2004 12:18 AM


All times are GMT +1. The time now is 11:48 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2024, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved