FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 05-13-2009, 03:54 PM
raghu
Guest
 
Posts: n/a
Default Connect two bidirectional pins in FPGA

Hi, Please help in connecting two bidirectional pins (A,B)of an FPGA.
The data lines should connect A to B when write enable is low.
The data lines should connect B to A when read enable is low.

let me know your inputs.




Reply With Quote
  #2 (permalink)  
Old 05-13-2009, 04:20 PM
Dave Pollum
Guest
 
Posts: n/a
Default Re: Connect two bidirectional pins in FPGA

On May 13, 9:54*am, "raghu" <[email protected]> wrote:
> Hi, Please help in connecting two bidirectional pins (A,B)of an FPGA.
> The data lines should connect A to B when write enable is low.
> The data lines should connect B to A when read enable is low.
>
> let me know your inputs.


In VHDL:

B <= A when write_en = '0' else (others => 'Z');
A <= B when read_en = '0' else (others => 'Z');

-Dave Pollum
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
No connect pins on xc4vfx20 Michael Dreschmann FPGA 1 09-08-2008 02:44 PM
Xilinx - Proper VHDL for Bidirectional Pins Brad Smallridge FPGA 1 08-24-2004 02:29 AM
Simulating Bidirectional Pins - How is it displayed? Drew VHDL 1 07-26-2004 03:34 PM
Implementing Bidirectional pins Prashant FPGA 8 10-01-2003 09:28 AM
How to connect pins of different width? michele bergo VHDL 1 08-23-2003 09:55 PM


All times are GMT +1. The time now is 04:14 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved