FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 08-05-2003, 09:04 AM
Jay
Guest
 
Posts: n/a
Default Conflict found between ActiveHDL6.1 and ModelSim SE

When both of them were installed on my pc, I found:
1.ModelSim can't compile Xilinx library
2.ISE will give a fatal error when ActiveHDL try generate post-PAR timing
simulation model

and they both can work well separately.


Reply With Quote
  #2 (permalink)  
Old 08-05-2003, 08:48 PM
Paul Baxter
Guest
 
Posts: n/a
Default Re: Conflict found between ActiveHDL6.1 and ModelSim SE

Have you tried AHDL 6.1 service pack 1?

Though using it with Altera (cos I have to) there are various fixes to bits
and pieces. YMMV

"Jay" <[email protected]> wrote in message
news:[email protected]
> When both of them were installed on my pc, I found:
> 1.ModelSim can't compile Xilinx library
> 2.ISE will give a fatal error when ActiveHDL try generate post-PAR timing
> simulation model
>
> and they both can work well separately.
>
>



Reply With Quote
  #3 (permalink)  
Old 08-06-2003, 03:11 AM
Jay
Guest
 
Posts: n/a
Default Re: Conflict found between ActiveHDL6.1 and ModelSim SE

I've installed sp1 of AHDL, the problem still exists.
But I just tried its flow with ISE5.2.
"Paul Baxter" <[email protected]> 写入消息新闻
:[email protected]
> Have you tried AHDL 6.1 service pack 1?
>
> Though using it with Altera (cos I have to) there are various fixes to

bits
> and pieces. YMMV
>
> "Jay" <[email protected]> wrote in message
> news:[email protected]
> > When both of them were installed on my pc, I found:
> > 1.ModelSim can't compile Xilinx library
> > 2.ISE will give a fatal error when ActiveHDL try generate post-PAR

timing
> > simulation model
> >
> > and they both can work well separately.
> >
> >

>
>



Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
No clock signals found in design Jerry Johns Verilog 7 08-28-2006 12:40 PM
"port not found in module definition" compile error Junk0 Verilog 2 01-17-2005 04:36 PM
I found this great little site I found this great little site Verilog 0 11-21-2004 05:26 PM


All times are GMT +1. The time now is 10:51 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved