Conflict found between ActiveHDL6.1 and ModelSim SE
When both of them were installed on my pc, I found:
1.ModelSim can't compile Xilinx library 2.ISE will give a fatal error when ActiveHDL try generate post-PAR timing simulation model and they both can work well separately. |
Re: Conflict found between ActiveHDL6.1 and ModelSim SE
Have you tried AHDL 6.1 service pack 1?
Though using it with Altera (cos I have to) there are various fixes to bits and pieces. YMMV "Jay" <[email protected]> wrote in message news:[email protected]... > When both of them were installed on my pc, I found: > 1.ModelSim can't compile Xilinx library > 2.ISE will give a fatal error when ActiveHDL try generate post-PAR timing > simulation model > > and they both can work well separately. > > |
Re: Conflict found between ActiveHDL6.1 and ModelSim SE
I've installed sp1 of AHDL, the problem still exists.
But I just tried its flow with ISE5.2. "Paul Baxter" <[email protected]> 写入消息新闻 :[email protected]... > Have you tried AHDL 6.1 service pack 1? > > Though using it with Altera (cos I have to) there are various fixes to bits > and pieces. YMMV > > "Jay" <[email protected]> wrote in message > news:[email protected]... > > When both of them were installed on my pc, I found: > > 1.ModelSim can't compile Xilinx library > > 2.ISE will give a fatal error when ActiveHDL try generate post-PAR timing > > simulation model > > > > and they both can work well separately. > > > > > > |
All times are GMT +1. The time now is 12:01 PM. |
Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2024, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved