FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 12-01-2007, 02:35 PM
Guest
 
Posts: n/a
Default Configuration via JTAG using an Embedded Controller

Hi,

I am usign the Xilinx xapp058 design to program another device on the
JTAG chain. In this design I download a xsvf file over a serial link
and once it's done, the processor will play the xsvf to configure the
other device. The xsvf file is played successfully. However, the done
pin of the device under configuration doesn't go high and the device
is not starting up.

If I go to impact and read the status register of that device, I will
get GHIGH = 1 meaning the configuration data is loaded correctly. And
if I do a "verify", the device will then wake up and run. So it looks
like I am lacking some startup instuctions in my xsvf file.

Anyone has an idea how I can solve it?

Thanks,
Yan
Reply With Quote
  #2 (permalink)  
Old 12-03-2007, 07:23 PM
Guest
 
Posts: n/a
Default Re: Configuration via JTAG using an Embedded Controller

On Dec 1, 6:35 am, [email protected] wrote:
> Hi,
>
> I am usign the Xilinx xapp058 design to program another device on the
> JTAG chain. In this design I download a xsvf file over a serial link
> and once it's done, the processor will play the xsvf to configure the
> other device. The xsvf file is played successfully. However, the done
> pin of the device under configuration doesn't go high and the device
> is not starting up.
>
> If I go to impact and read the status register of that device, I will
> get GHIGH = 1 meaning the configuration data is loaded correctly. And
> if I do a "verify", the device will then wake up and run. So it looks
> like I am lacking some startup instuctions in my xsvf file.
>
> Anyone has an idea how I can solve it?
>
> Thanks,
> Yan


If 'done' is not going high, then the xsvf is NOT getting to the chip
properly, which probably means that it's not being "played
successfully."

Most likely you are missing the post-amble. Time to re-read the
documentation.

G.
Reply With Quote
Reply

Bookmarks


Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
JTAG CPLD Configuration Keith FPGA 0 09-06-2007 01:42 PM
JTAG Tap Master (was: TI Tap Controller std8980) Amal Khailtash FPGA 0 04-10-2007 04:05 PM
Implement a JTAG controller in an FPGA irish FPGA 3 07-13-2005 09:51 PM
JTAG Configuration Ivan FPGA 2 10-28-2004 03:11 AM
JTAG Configuration Ivan FPGA 4 10-26-2004 07:48 PM


All times are GMT +1. The time now is 11:57 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2024, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved