FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 04-10-2006, 11:11 PM
Jeff Brower
Guest
 
Posts: n/a
Default Configuration Rate with multiple .bit files

All-

I am combining 2 .bit files into one .mcs for an XCF16P (XC3S1500-676
and XC3S1000-456). In both cases I've set the Configuration Rate
parameterto 50. It takes 200 msec for DONE to go high -- that sounds
too slow.

Can this be right? Which .bit file takes precedence? Is there
something additional that needs to be set?

-Jeff

Reply With Quote
  #2 (permalink)  
Old 04-11-2006, 12:09 AM
Alan Nishioka
Guest
 
Posts: n/a
Default Re: Configuration Rate with multiple .bit files

Jeff Brower wrote:
> I am combining 2 .bit files into one .mcs for an XCF16P (XC3S1500-676
> and XC3S1000-456). In both cases I've set the Configuration Rate
> parameterto 50. It takes 200 msec for DONE to go high -- that sounds
> too slow.


XCS1500 config is 5,214,784 bits
XCS1000 config is 3,223,488 bits

( 5214784+3223488 bits ) / 50 MHz = 169ms (as a lower bound)

How much faster do you expect it to be?

Alan Nishioka

Reply With Quote
  #3 (permalink)  
Old 04-11-2006, 01:27 AM
Jeff Brower
Guest
 
Posts: n/a
Default Re: Configuration Rate with multiple .bit files

Alan-

Thanks for your reply.

> XCS1500 config is 5,214,784 bits
> XCS1000 config is 3,223,488 bits
>
> ( 5214784+3223488 bits ) / 50 MHz = 169ms (as a lower bound)
>
> How much faster do you expect it to be?


The first FPGA has a PCI core. We were hoping to boot under 100 msec.
Is there a way to go faster than 50 MHz without resorting to external
clock + INIT gating circuitry?

-Jeff

Reply With Quote
  #4 (permalink)  
Old 04-11-2006, 03:17 AM
Alan Nishioka
Guest
 
Posts: n/a
Default Re: Configuration Rate with multiple .bit files

Jeff Brower wrote:
> The first FPGA has a PCI core. We were hoping to boot under 100 msec.
> Is there a way to go faster than 50 MHz without resorting to external
> clock + INIT gating circuitry?


I don't know. This is one of the reasons I have always used external
pci bridges. But I thought there was more time during pci config.

All I can think of is using two config proms or using parallel config
mode.

Alan Nishioka

Reply With Quote
  #5 (permalink)  
Old 04-11-2006, 04:06 AM
Jim Granville
Guest
 
Posts: n/a
Default Re: Configuration Rate with multiple .bit files

Alan Nishioka wrote:
> Jeff Brower wrote:
>
>>The first FPGA has a PCI core. We were hoping to boot under 100 msec.
>>Is there a way to go faster than 50 MHz without resorting to external
>>clock + INIT gating circuitry?

>
>
> I don't know. This is one of the reasons I have always used external
> pci bridges. But I thought there was more time during pci config.
>
> All I can think of is using two config proms or using parallel config
> mode.


On that line, what about one of the 150Mbit Winbond SPI memories, and
a small CPLD to turn it into parallel-config ?

-jg

Reply With Quote
  #6 (permalink)  
Old 04-11-2006, 04:07 AM
Jim Granville
Guest
 
Posts: n/a
Default Re: Configuration Rate with multiple .bit files

Jim Granville wrote:

> Alan Nishioka wrote:
>
>> Jeff Brower wrote:
>>
>>> The first FPGA has a PCI core. We were hoping to boot under 100 msec.
>>> Is there a way to go faster than 50 MHz without resorting to external
>>> clock + INIT gating circuitry?

>>
>>
>>
>> I don't know. This is one of the reasons I have always used external
>> pci bridges. But I thought there was more time during pci config.
>>
>> All I can think of is using two config proms or using parallel config
>> mode.

>
>
> On that line, what about one of the 150Mbit Winbond SPI memories, and

oops, that should be 150Mbd, of course....

Reply With Quote
  #7 (permalink)  
Old 04-11-2006, 06:31 AM
Jeff Brower
Guest
 
Posts: n/a
Default Re: Configuration Rate with multiple .bit files

Alan-

> I don't know. This is one of the reasons I have always used external
> pci bridges. But I thought there was more time during pci config.


I looked up the PCI 2.3 spec, time to first config access is 2^25
clocks, or about 250 msec at 133 MHz. We have customers though who
prize fast turn-on time, so I'm always looking to get under that 100
msec mark.

> All I can think of is using two config proms or using parallel config
> mode.


2 config proms? I wish. The board is jammed -- 16 layers, blind vias,
lots of things like 201s and 2x3 mm oscillators. Pic of the board is
here:

http://www.signalogic.com/sigc5561_ptmc.htm

Parallel config maybe... need to think about that.

-Jeff

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Creating Multiple Configuration PROM File Rob FPGA 18 01-24-2006 09:28 PM
Reading files in multiple instances of a ROM model [email protected] Verilog 5 06-13-2005 08:04 AM
Diffent timescale resolutions in multiple HDL files Mohammad Ashraf Verilog 1 10-22-2004 07:20 AM
Multiple device configuration using local update over ethernet Wilhelm Klink FPGA 2 08-06-2003 02:12 AM


All times are GMT +1. The time now is 12:01 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved