FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal


Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 07-01-2004, 10:42 AM
Posts: n/a
Default Compilation relation between `ifdef and //synthesis translate_off

Hi, there:

In my situation after I put "`ifdef SKIP_THIS", the XST still compiles the
synthesis directives like "//synthesis attribute INIT of lut_left is 1"
within this
block of codes...weird...

Is my observation true?

Best Reghards,

Reply With Quote


Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On

Similar Threads
Thread Thread Starter Forum Replies Last Post
run verilog vcs compilation in vim [email protected] Verilog 0 12-28-2007 12:50 AM
Alternative for "ifdef synthesis" directive?? Viji Verilog 2 09-22-2006 02:51 PM
using ifdef James Verilog 1 11-16-2004 05:19 AM
Compilation relation between `ifdef and //synthesis translate_off Kelvin Verilog 0 07-01-2004 10:41 AM
ifdef in xst Matthew E Rosenthal Verilog 1 05-21-2004 03:32 PM

All times are GMT +1. The time now is 03:18 AM.

Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved