FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal


Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 11-11-2003, 12:17 AM
Bill Smith
Posts: n/a
Default "clean" or "unprotected" versions of AHDL2X, SYNTHX from Xilinx (ABL2XNF sub tools)

i am attempting to migrate my design environment for a legacy design
based on older xilinx parts from win98 to XP. it's a key problem that
would be resolved by getting non-hardware locked versions of these
programs. if you have these, please forward them to me with the above
subject line. if someone at xilinx can make them for me, the details
are below.

the details:
currently, the compiling is done using a DOS based design flow in XNF
format. the AHDL sections of the design are performed by ABL2XNF
(v5.2.1), but this tool does not work under XP. it simply exits.
this may be unrelated to the key problem, but it appears to be an
unnecessary design flow gizmo - i ran the sub-tools directly under
win98 and the finished result is identical.

the ABL2XNF "sub-tools" are: AHDL2X, BLIFOPTX, SYNTHX, and IMPROVEX.
AHDL2X and SYNTHX both fail in XP because the hardware key can not be
read (though it is present). the other two programs are not locked.
xilinx doc# 902 indicates the key needs a "rainport" driver for NT.
this driver does not appear to work, but configuration information is
not available, rainbow refuses requests for support indicating that
the programs need to be re-linked with their new libraries (which are
free) and then i will need their current drivers.

xilinx tech support says "xilinx does not have the resources..." to
support me on this. the real deal is that they don't know who to ask
in development. it's probably a 10 minute job if the make-files
exist. any xilinx coders out there care to help?

it seems odd that these are the only two programs remain hardware
locked when all of the programs which had previously been locked have
been unlocked in newer versions.

has anyone previously faced this problem and found a functional

many thanks,
Reply With Quote


Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On

Similar Threads
Thread Thread Starter Forum Replies Last Post
how to represent "inout" data type in testbenches in "verilog" linuxczar Verilog 2 03-21-2007 07:28 PM
Why do we need "check" "call" "misc" in PLI? Lee Verilog 1 05-17-2004 04:42 PM
Re: MapLib:93 - Illegal LOC on symbol "clk.PAD" (pad signal=clk) or BUFGP symbol "u1" (output signal=u1), IPAD-IBUFG should only be LOC'd to GCLKIOB site." Sandeep Kulkarni FPGA 0 07-02-2003 12:35 PM

All times are GMT +1. The time now is 06:29 AM.

Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved