FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 05-19-2004, 08:12 PM
Symon
Guest
 
Posts: n/a
Default Chipscope with clock enable.

Hi,
I'm trying to use Chipscope with a Virtex-e design. Problem is that my
design runs with a very fast clock (>170 MHz) which is clock enabled.
Chipscope needs a measurement clock and I wondered if it supports a clock
enable? It can't run at the full clock rate. I couldn't find that option, so
I guess I'll need to make a special clock for it.
TIA, Syms.


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
module with enable signal faz Verilog 2 03-01-2008 03:07 PM
About enable signal yiannis Verilog 3 12-16-2005 06:08 AM
about reset and scan-enable [email protected] Verilog 0 09-05-2005 03:46 AM


All times are GMT +1. The time now is 05:39 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2021, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved