FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 05-04-2006, 03:10 PM
Symon
Guest
 
Posts: n/a
Default ChipScope 8.1i. Timing has got worse?

Hi All,
I've started using ISE8.1. SP3 has been available awhile, and the angry
posts about 8.1 on this newsgroup dropped enough for me to upgrade.
Anyway, my new angry post is this. I think the new version of Chipscope,
8.1.03i seems to have worse timing than previous versions. When I have a
wide capture buffer, say 80 ish, the thing won't place and route at 150MHz.
This used to work fine. Also, all my own designs that were close to the
timing limit before upgrading have similar if not identical timing, so it's
not due to a timing file upgrade.

I wonder if some bright spark in the Chipscope project has reduced the
amount of pipelining to save on the amount of real estate? If so, they've
buggered the performance when the thing has a wide capture bus.

Anyone else had similar experiences?

Cheers, Syms

p.s. I'm using V2PRO parts.


Reply With Quote
  #2 (permalink)  
Old 05-04-2006, 03:45 PM
Symon
Guest
 
Posts: n/a
Default Re: ChipScope 8.1i. Timing has got worse?

"Symon" <[email protected]> wrote in message
news:[email protected]
> Anyway, my new angry post is this. I think the new version of Chipscope,
> 8.1.03i seems to have worse timing than previous versions. When I have a
> wide capture buffer, say 80 ish, the thing won't place and route at
> 150MHz.

Update: It seems that Chipscope has gone back to changing the names of nets
so that the UCF contraints don't work.

More soon....


Reply With Quote
  #3 (permalink)  
Old 05-04-2006, 04:07 PM
Symon
Guest
 
Posts: n/a
Default Re: ChipScope 8.1i. Timing has got worse?

"Symon" <[email protected]> wrote in message
news:[email protected]
> "Symon" <[email protected]> wrote in message
> news:[email protected]
>> Anyway, my new angry post is this. I think the new version of Chipscope,
>> 8.1.03i seems to have worse timing than previous versions. When I have a
>> wide capture buffer, say 80 ish, the thing won't place and route at
>> 150MHz.

> Update: It seems that Chipscope has gone back to changing the names of
> nets so that the UCF contraints don't work.
>
> More soon....

Yeah, my UCF was expecting a net called fast_enable. Sadly it failed to
notice Chipscope had changed the name to "ila0_trig0<56>".
Grrrrr...
Syms.


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Irrelevant, stupid, racist, and worse. Peter Alfke FPGA 9 01-24-2006 05:50 PM
Virtex 4 desing : ChipScope insertion impacts my timing problem debug [email protected] FPGA 2 12-31-2005 04:39 PM
Chipscope pro : timing constraint? Pasacco FPGA 9 08-19-2005 05:11 PM
Xilinx ISE 7.1 - Can this get any worse? [email protected] FPGA 22 03-27-2005 03:38 PM
Altera support getting worse and worse...... Jedi FPGA 1 02-18-2005 11:07 PM


All times are GMT +1. The time now is 02:08 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved