FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 01-25-2006, 02:37 PM
Richard B. Katz
Guest
 
Posts: n/a
Default CFP: 2006 MAPLD International Conference



First Call for Papers

2006 MAPLD International Conference

Ronald Reagan Building and International Trade Center
with a session at the Smithsonian National Air and Space Museum

Washington, D.C.

September 26-28, 2005


Abstract deadline: April 24, 2006.
Abstract info: http://klabs.org/mapld06/admin/cfp.html
Home page: http://klabs.org/mapld06
Information: [email protected]


The 9th Annual Military and Aerospace Programmable Logic Device
(MAPLD) International Conference will address new developments in
programmable logic devices and technologies, digital engineering,
computing and related fields for military and aerospace applications.
Papers are invited on a wide range of topics such as technologies,
devices, processors, systems, high performance computers, logic
design, reconfigurable computers, programming tools, standards,
applications (e.g., flight, encryption, communications), fault
tolerance, reliability, and radiation susceptibility.

The Technical Program will consist of technical paper presentations,
"Birds of a Feather" workshops, and a poster session. We are planning
an exciting program including several special Invited Speakers
including the annual Invited History talk, to be given at the
Smithsonian National Air and Space Museum. We will also continue a
feature introduced in 2004, a workshop on "Digital Engineering and
Computer Design - A Retrospective and Lessons Learned for Today's
Engineers," featuring key design engineers from the 1960s and 1970s
and historians.


Special Talks Include:

* Welcome and Opening Address
Chris Scolese, NASA Chief Engineer
* Invited History Talk
Fred Haise - Apollo 13, Shuttle ALT
* Panel Session
"Why Is Learning Lessons 'Lessons Learned' From Mishaps So Hard?"
* The Application Engineers' View
* And many others ...


Four Seminars Are Being Planned:

* Spacewire 101
* Radiation and Programmable Logic Devices
* Systems Safety and Embedded Computing Systems
* Design Verification Tutorial


Planned Technical Sessions

* Applications: Military & Aerospace
* Logic Design and Processors
* Reconfigurable Computing, Evolvable Hardware, and Security
* Reliability and Failure Analysis
* Radiation and Mitigation Techniques
* Non-volatile Memory Technologies
* Mitigation Methods for Reprogrammable Logic in the Space
Radiation Environment
* PLD Failures, Analyses, and the Impact on Systems
* NESC and Software
* Low Power Design
* Reviewing Military and Aerospace Designs
* Digital Engineering and Computer Design - A Retrospective
and Lessons Learned for Today's Engineers


Reservations are being accepted for the Industrial & Gov't Exhibits:
e-mail for information: [email protected]


Book Signings by the Following Authors (developing ...)

* Eldon Hall: Journey to the Moon
* Tom Jones: Complete Idiot's Guide to NASA
Sky Walking
* Roger Launius: To Reach the High Frontier
Space Stations: Base Camp to the Stars
and others
* Sy Liebergot: Apollo EECOM


For additional information please contact:

Richard B. Katz
NASA Office of Logic Design
[email protected]
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
CFP: 2006 MAPLD International Conference Richard B. Katz Verilog 0 01-25-2006 02:37 PM
Call for Papers: 2005 MAPLD International Conference Richard B. Katz FPGA 0 03-09-2005 12:34 AM
CFP: 2004 MAPLD International Conference Richard B. Katz Verilog 0 01-23-2004 04:29 AM
CFP: 2004 MAPLD International Conference Richard B. Katz FPGA 0 01-23-2004 04:29 AM


All times are GMT +1. The time now is 05:22 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2021, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved