FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 08-06-2004, 02:42 PM
mihau
Guest
 
Posts: n/a
Default CAN Controller

Hi all,

I design CAN controller in VHDL, and I don't know how it should start
working after power on. In the spec is written that CAN node can begin
transmission only during bus IDLE which means after at least 3 recessive
bits of intermission. But 3 recessive bits can also occur during
transmission from other node, so it is possible to violate spec by my CAN
controller starting transmission during these. Could someone clear this?

Mihau


Reply With Quote
  #2 (permalink)  
Old 08-06-2004, 09:13 PM
mihau
Guest
 
Posts: n/a
Default Re: CAN Controller


"mihau" <[email protected]> wrote in message
news:[email protected]
> Hi all,
>
> I design CAN controller in VHDL, and I don't know how it should start
> working after power on. In the spec is written that CAN node can begin
> transmission only during bus IDLE which means after at least 3 recessive
> bits of intermission. But 3 recessive bits can also occur during
> transmission from other node, so it is possible to violate spec by my CAN
> controller starting transmission during these. Could someone clear this?
>


I will answer to myself Just wait for 11 recessive bits and you are in
bus idle.

Mihau


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
SDRAM controller RANGA REDDY FPGA 2 05-26-2004 03:16 PM
SRAM Controller ALuPin FPGA 1 04-22-2004 08:29 AM
Color STN LCD controller Anders Hellerup Madsen FPGA 4 11-17-2003 11:10 AM


All times are GMT +1. The time now is 09:45 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved