FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal


Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 01-04-2004, 12:18 AM
Sumit Gupta
Posts: n/a
Default C-NIT based complete SoC + FPGAProto preview


I have updated http://www.c-nit.net with a complete SoC system
including processor, SDRAM controller, cache controller, keyboard
controller and some glue logic. Also ported the sasm assember to
windows as a win32 console app.

Along with this I also put in a preview of the FPGAProto board I

Sumit Gupta

Reply With Quote


Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On

Similar Threads
Thread Thread Starter Forum Replies Last Post
EVENT based and CYCLE based Hemanth Verilog 4 10-26-2006 06:12 AM
Hardware book like "Code Complete"? Davy Verilog 30 08-21-2006 10:34 AM
simple adder that takes several cycles to complete addition Mahurshi Akilla Verilog 6 03-13-2006 07:05 PM

All times are GMT +1. The time now is 12:41 AM.

Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved