FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 10-25-2007, 12:57 AM
techG
Guest
 
Posts: n/a
Default builing a SPI interface in vhdl

HI, I'm new in FPGA, I have to build a SPI interface (in VHDL) to let
an fpga read and write a flash memory.
The fpga is a Xilinx Spartan3E, while the memory is an ST M25P16
(serial I/O).
Do you know if is there any built vhdl core to start with?

Thanks in advance
Giulio

Reply With Quote
  #2 (permalink)  
Old 10-25-2007, 03:05 AM
Mark McDougall
Guest
 
Posts: n/a
Default Re: builing a SPI interface in vhdl

techG wrote:

> Do you know if is there any built vhdl core to start with?


<http://www.opencores.org>
<http://www.opencores.org/projects.cgi/web/simple_spi/overview>

Regards,

--
Mark McDougall, Engineer
Virtual Logic Pty Ltd, <http://www.vl.com.au>
21-25 King St, Rockdale, 2216
Ph: +612-9599-3255 Fax: +612-9599-3266
Reply With Quote
  #3 (permalink)  
Old 10-25-2007, 10:23 AM
RCIngham
Guest
 
Posts: n/a
Default Re: builing a SPI interface in vhdl

>HI, I'm new in FPGA, I have to build a SPI interface (in VHDL) to let
>an fpga read and write a flash memory.
>The fpga is a Xilinx Spartan3E, while the memory is an ST M25P16
>(serial I/O).
>Do you know if is there any built vhdl core to start with?
>
>Thanks in advance
>Giulio


The problem with SPI is that it comes in a near-infinity of differen
flavours, so IP designed for 1 flavour might be difficult to adapt for
different flavour.

Good luck! (You will need it)

Reply With Quote
  #4 (permalink)  
Old 10-25-2007, 04:49 PM
Joseph Samson
Guest
 
Posts: n/a
Default Re: builing a SPI interface in vhdl

> The problem with SPI is that it comes in a near-infinity of different
> flavours, so IP designed for 1 flavour might be difficult to adapt for a
> different flavour.


But the OP has a flash memory already specified.

>
> Good luck! (You will need it)


The SPI interface is fairly trivial (once you've mastered the shift
register); it's a good project for a beginner.


---
Joe Samson
Pixel Velocity

Reply With Quote
  #5 (permalink)  
Old 10-25-2007, 11:01 PM
Ray Andraka
Guest
 
Posts: n/a
Default Re: builing a SPI interface in vhdl

techG wrote:

> HI, I'm new in FPGA, I have to build a SPI interface (in VHDL) to let
> an fpga read and write a flash memory.
> The fpga is a Xilinx Spartan3E, while the memory is an ST M25P16
> (serial I/O).
> Do you know if is there any built vhdl core to start with?
>
> Thanks in advance
> Giulio
>


An SPI interface is really pretty easy to implement. The major
difficulty is reading through the device data sheet to make sure you get
all the details correct. There are a large number of different flavors
of SPI, so an interface developed for one application is probably not
going to be a perfect fit for another. It is a good beginner's project.
Reply With Quote
  #6 (permalink)  
Old 10-26-2007, 09:36 AM
Guru
Guest
 
Posts: n/a
Default Re: builing a SPI interface in vhdl

On Oct 26, 12:01 am, Ray Andraka <[email protected]> wrote:
> techG wrote:
> > HI, I'm new in FPGA, I have to build a SPI interface (in VHDL) to let
> > an fpga read and write a flash memory.
> > The fpga is a Xilinx Spartan3E, while the memory is an ST M25P16
> > (serial I/O).
> > Do you know if is there any built vhdl core to start with?

>
> > Thanks in advance
> > Giulio

>
> An SPI interface is really pretty easy to implement. The major
> difficulty is reading through the device data sheet to make sure you get
> all the details correct. There are a large number of different flavors
> of SPI, so an interface developed for one application is probably not
> going to be a perfect fit for another. It is a good beginner's project.


I agree both of you: this is a very good project for a beginner. Once
you master the shift register the other things become a piece of cake.
Try to use simulator (Modelsim XE) for code simulation and Chipscope
for HW debug. These two tools will eventually save you a lot of time.

Guru

Reply With Quote
  #7 (permalink)  
Old 10-30-2007, 06:17 AM
Guest
 
Posts: n/a
Default Re: builing a SPI interface in vhdl

On Oct 25, 9:57 am, techG <giuli[email protected]> wrote:
> HI, I'm new in FPGA, I have to build a SPI interface (in VHDL) to let
> an fpga read and write a flash memory.
> The fpga is a Xilinx Spartan3E, while the memory is an ST M25P16
> (serial I/O).
> Do you know if is there any built vhdl core to start with?
>
> Thanks in advance
> Giulio


You can try www.opencores.org;
The SPI core interface is quite simple to code up as well.
Cheers

Reply With Quote
  #8 (permalink)  
Old 10-31-2007, 01:58 AM
techG
Guest
 
Posts: n/a
Default Re: builing a SPI interface in vhdl

On Oct 30, 6:17 am, [email protected] wrote:
> On Oct 25, 9:57 am, techG <[email protected]> wrote:
>
> > HI, I'm new in FPGA, I have to build a SPI interface (in VHDL) to let
> > an fpga read and write a flash memory.
> > The fpga is a Xilinx Spartan3E, while the memory is an ST M25P16
> > (serial I/O).
> > Do you know if is there any built vhdl core to start with?

>
> > Thanks in advance
> > Giulio

>
> You can trywww.opencores.org;
> The SPI core interface is quite simple to code up as well.
> Cheers


i just found a project for SPI controller in opencores.org
(spiflashcontroller)
it's not as simple as I expected, but i found it more useful!
thank you all


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
A suggestion for a new input interface for functions in VHDL: XOR(a0, a1, ...) Weng Tianxiang FPGA 15 04-01-2007 07:20 AM
ISP interface David FPGA 4 12-12-2006 08:14 PM
FSL to VHDL interface [email protected] FPGA 9 04-10-2006 03:45 PM
The IDE interface bjzhangwn FPGA 8 03-16-2006 01:38 PM
Getting started VHDL, VHDL for Dummies, Easy Steps for FPGA experiments Kutaj Vamor FPGA 4 10-02-2005 11:46 PM


All times are GMT +1. The time now is 07:35 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved