FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 05-03-2006, 04:01 AM
boru
Guest
 
Posts: n/a
Default boundary scan through Virtex

hi all,
I have a interface board developed and am trying to configure it but it
give me error :565 saying error at bit position '1' check ur power
supply, cable etc,,,,,,, i am sure that all thing s are good
can anybody help....

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
boundary scan example with spartan3 antonio bergnoli FPGA 0 03-14-2006 02:01 PM
boundary scan of altera epm570F colin FPGA 3 01-13-2006 09:10 AM
Spartan and Flash PROM : Boundary Scan Pierre FPGA 1 08-25-2005 01:29 PM
iMPACT Boundary-Scan Error Darien A. Gothia FPGA 2 03-26-2005 09:34 PM
JTAG boundary scan xc2v6000 T. Irmen FPGA 1 11-16-2004 11:07 AM


All times are GMT +1. The time now is 01:17 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved