FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal


Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 02-14-2006, 11:40 AM
Posts: n/a
Default Block vs. Distributed RAMs

ISE always seems to infer distributed RAM for async. reads.

Is it possible to infer distributed RAM with sync read?
Is is possible to infer/instantiate block RAM with async read?

I got ISE ver 6.


Reply With Quote
  #2 (permalink)  
Old 02-14-2006, 12:07 PM
Sylvain Munaut
Posts: n/a
Default Re: Block vs. Distributed RAMs

Yes, just register the output ... (works for me). And if it's small, it
will use a distributed
No, brams are synchronous ... (input registred. On virtex4, you can
also register outputs)

Reply With Quote


Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On

Similar Threads
Thread Thread Starter Forum Replies Last Post
Distributed RAMs / SRL: Why not, Altera? Michael Kramer FPGA 8 11-27-2005 11:04 PM
RPM of block RAMs Akshay Athalye FPGA 0 03-01-2004 12:48 AM
Combining Distributed RAM and Block RAM Muthu FPGA 1 07-02-2003 09:00 PM

All times are GMT +1. The time now is 11:40 AM.

Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved