FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 01-17-2004, 03:25 AM
Basuki Endah Priyanto
Guest
 
Posts: n/a
Default Block RAM

Hello all,

I am working on FFT and instead of using Xilinx Block RAM, I write the memory block using VHDL codes. However, after compiling and synthesizing, it seems like they are occupying the Xilinx FPGA slices. Thus, it occupies a lot of CLB/gates.

Is there any such away that the memory is written in our own vhdl code but it occupies the memory allocation (Block RAM) in FPGA ?


Thanks.

Buzz

Reply With Quote
  #2 (permalink)  
Old 01-17-2004, 05:36 AM
Adarsh Kumar Jain
Guest
 
Posts: n/a
Default Re: Block RAM

hi,
you can do a number of things.
use one of the synthesis templates provided with ISE from the EDIT menu.
That code is behavioral in nature so should be similar to what you write.
Also, you can set the option from the Synthesis - Process Properties under
the HDL options tab, Where you can choose the RAM style as BLOCK (from the
menu)...
this should prevent XST from using slices to implement RAM.
Hope this helps.
Good luck !
Btw, which synthesizer are you using ?
Cheers,
Adarsh
----- Original Message -----
From: "Basuki Endah Priyanto" <[email protected]>
Newsgroups: comp.arch.fpga
Sent: Friday, January 16, 2004 9:25 PM
Subject: Block RAM


Hello all,

I am working on FFT and instead of using Xilinx Block RAM, I write the
memory block using VHDL codes. However, after compiling and synthesizing, it
seems like they are occupying the Xilinx FPGA slices. Thus, it occupies a
lot of CLB/gates.

Is there any such away that the memory is written in our own vhdl code but
it occupies the memory allocation (Block RAM) in FPGA ?


Thanks.

Buzz


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
always block... Element Blue Verilog 3 11-11-2004 02:03 AM
Specify Block Steve Hamm Verilog 2 08-31-2004 01:51 PM
Specify Block Steve Hamm Verilog 0 08-30-2004 09:57 AM


All times are GMT +1. The time now is 12:15 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2021, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved