FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 06-20-2005, 04:05 PM
Patrick
Guest
 
Posts: n/a
Default BIG PROBLEM : Configuration Boot Problem Stratix

hi,

we've got some Stratix DSP development kit EP1S25 where at the
power-on don't load the flash memory to the FPGA !!!

We've seen that the EPLD MAX 7064 often fail the programmation of the
FPGA...

We've seen that the RESET of this EPLD is in the same time that the
3.3 V power-on...

Did someone have this this problem yet... and how to boot at any time
on power-on ?

Perhaps it's be better if the RESET is after the 3.3V power-on ?

We utilizes 3 board in a big system and we have this problem now of
non programming at boot..

Thanks
Reply With Quote
  #2 (permalink)  
Old 06-20-2005, 08:06 PM
Falk Brunner
Guest
 
Posts: n/a
Default Re: BIG PROBLEM : Configuration Boot Problem Stratix


"Patrick" <[email protected]> schrieb im Newsbeitrag
news:[email protected] m...

> Perhaps it's be better if the RESET is after the 3.3V power-on ?


Use a voltage monitor that releases the reset after ALL voltages are valid.

Regards
Falk



Reply With Quote
  #3 (permalink)  
Old 06-21-2005, 09:49 AM
Patrick
Guest
 
Posts: n/a
Default Re: BIG PROBLEM : Configuration Boot Problem Stratix

"Falk Brunner" <[email protected]> wrote in message news:<[email protected]>...
> "Patrick" <[email protected]> schrieb im Newsbeitrag
> news:[email protected] m...
>
> > Perhaps it's be better if the RESET is after the 3.3V power-on ?

>
> Use a voltage monitor that releases the reset after ALL voltages are valid.
>
> Regards
> Falk



We add a RC circuit beetween the reset from the Stratix circuit to the
MAX circuit. So the MAX is resetted after the 3.3V is ON and sometimes
the program from the flash don't boot !!!
This is a big problem for our system which uilizes 3 boards...
My Support from Altera don't explain me what's happen...

So is there anybody who have this problem with these EP1S25 cards and
is there a solution ?
Reply With Quote
  #4 (permalink)  
Old 06-21-2005, 07:29 PM
Falk Brunner
Guest
 
Posts: n/a
Default Re: BIG PROBLEM : Configuration Boot Problem Stratix


"Patrick" <[email protected]> schrieb im Newsbeitrag
news:[email protected] m...

> We add a RC circuit beetween the reset from the Stratix circuit to the
> MAX circuit. So the MAX is resetted after the 3.3V is ON and sometimes
> the program from the flash don't boot !!!
> This is a big problem for our system which uilizes 3 boards...
> My Support from Altera don't explain me what's happen...


So why to safe a buck to get a REAL voltage monitor. Do it and try. And see.

Regards
Falk





Reply With Quote
  #5 (permalink)  
Old 06-22-2005, 05:50 PM
Patrick
Guest
 
Posts: n/a
Default Re: BIG PROBLEM : Configuration Boot Problem Stratix

For those who have the same problem. Altera have new files for
reprogramming the MAX chip. And so the card will boot at every
power-up.
The release is dated by 13 June 2005 !!!!

[email protected] (Patrick) wrote in message news:<[email protected] om>...
> "Falk Brunner" <[email protected]> wrote in message news:<[email protected]>...
> > "Patrick" <[email protected]> schrieb im Newsbeitrag
> > news:[email protected] m...
> >
> > > Perhaps it's be better if the RESET is after the 3.3V power-on ?

> >
> > Use a voltage monitor that releases the reset after ALL voltages are valid.
> >
> > Regards
> > Falk

>
>
> We add a RC circuit beetween the reset from the Stratix circuit to the
> MAX circuit. So the MAX is resetted after the 3.3V is ON and sometimes
> the program from the flash don't boot !!!
> This is a big problem for our system which uilizes 3 boards...
> My Support from Altera don't explain me what's happen...
>
> So is there anybody who have this problem with these EP1S25 cards and
> is there a solution ?

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Stratix Kit EP1S25 Boot problem Patrick FPGA 1 06-15-2005 07:29 PM
Boot problem Stratix Kit EP1S25 Patrick FPGA 3 06-09-2005 10:44 AM
Boot problem Stratix Kit EP1S25 Patrick FPGA 0 06-08-2005 03:27 PM
nallatech BallySHARC boot JTAG problem [email protected] FPGA 0 03-23-2005 09:09 AM
Boot : Sram Problem Johann Waldherr FPGA 0 09-28-2004 06:40 PM


All times are GMT +1. The time now is 05:39 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved