FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 11-19-2009, 03:08 PM
Test01
Guest
 
Posts: n/a
Default Avalon-ST to Avalon-MM Bridge

For Altera Straix4 GX FPGA, Is there a bridge module available
between
the Avalon-ST to Avalon-MM? Trying to use the PCIE endpoint hard IP
using Altera Megawizard software. But this interface generates the
Avalon streaming output. I think for what I am doing I do not need
very high performance bus and Avalon-MM may work. Avalon MM is much
simpler bus The thing is that the PCIE endpoint interface needs to
be
connected to several modules with other users trying to design. It
may be much easier in multi-user environment to use the Avalon-MM bus
then to use the Avalon-ST bus. This is why I was just curious if
there
is Avalon-ST to Avalon-MM bus bridge? This way the endpoint can use
the Avalon-ST bus but then bridge will have Avalon-MM interface which
will allow numerous devices to be on that bus.

I understand that SOPC flow provides this capability but here is what
I am looking for from the PCIe endpoint Verilog module.

- Needs to be verilog module that I can instantiate and synthesize in
my Top verilog file. It seems to be generating the verilog output
but
it also has a lot other things in that file I may not need. The
verilog output also has some stuff related to simulation. I guess it
is OK to start removing the stuff form this file if I do not need it.
For example I may not need the DMA controller module.
- Only contains PCIe endpoint that has Avelon-MM interface on the the
backside. It will be good to not have other modules.
- I use VCS to simulate and Synplify for synthesis. I am not sure how
well it fits in this flow. I am sure this is documented somewhere
but
it is taking some time for me to dig through the information.


Any suggestions?
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Avalon-ST to Avalon-MM Bridge Test01 FPGA 2 11-19-2009 02:46 AM
PCIE with Avalon I/F [email protected] FPGA 1 03-02-2009 09:34 PM
Avalon Bus <-> Wishbone Bus benn FPGA 3 04-08-2008 05:51 PM
Many UARTs on Avalon bus with NIOS cpu Pszemol FPGA 0 06-16-2004 10:19 PM
Avalon DMA problems cruzin FPGA 1 01-19-2004 02:19 PM


All times are GMT +1. The time now is 01:54 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2021, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved