FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 09-05-2003, 06:16 PM
jean-francois hasson
Guest
 
Posts: n/a
Default Automatic signal fanout management in an FPGA (Xilinx type in this case)

Hi,

I develop Xilinx FPGAs and I am interested in dealing with a maximum fanout
of a signal issued from a FF and going to an increasing number of FF. What
kind of constraint and/or attribute I can set to this signal so that when
the fanout exceeds a certain number I am SURE an extra FF is created. I am
using Leonardo and M5.1i. I have used the max_fanout attribute of leonardo
but it doesn't seem to make much of anything (anyway there is no
replication). Thank you for any suggestion.

JF


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Incisive 05.6 coverage report, how do I deal with default case in a full case? Mr. Ken Verilog 2 11-29-2006 01:53 AM
Verilog problem: default case to set signal xxxx Davy Verilog 11 11-27-2006 03:08 AM


All times are GMT +1. The time now is 01:25 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2021, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved