FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 11-13-2007, 01:46 AM
RaKa
Guest
 
Posts: n/a
Default Asynchronous FIFO Latency.

Hi,

I recently read that asynchronous FIFOs have certain clock latency.
Can somebody please explain a bit about why is there a latency, or
delay, before the data can be read from an asynchronous FIFO? I would
also appreciate if you can point me to some reference material.

Thanks.

Reply With Quote
  #2 (permalink)  
Old 11-13-2007, 03:09 AM
Peter Alfke
Guest
 
Posts: n/a
Default Re: Asynchronous FIFO Latency.

On Nov 12, 5:46 pm, RaKa <[email protected]> wrote:
> Hi,
>
> I recently read that asynchronous FIFOs have certain clock latency.
> Can somebody please explain a bit about why is there a latency, or
> delay, before the data can be read from an asynchronous FIFO? I would
> also appreciate if you can point me to some reference material.
>
> Thanks.


Latency in asynchronous FIFOs relates to the Empty and Full flags, and
really to their trailing edges.
Take the Empty flag:
It is obviously started by a Read operation, but is terminated by a
Write operation.
It is of interest only to the Read operation. That means the trailing
edge of Empty is generated by one clock, but must be interpreted by
the other. That means it has to be re-synchronized, and that takes
time. Especially if the careful designer worries about metastability.
So the latency you mention is for the trailing edge of the Empty flag
(and the Full flag).

Outside Full and Empty, there is no reason for any latency, since (or
should I say if) the FIFO is being implemented in a dual-ported RAM,
using two independent address counters.
You may want to read the FIFO section of the Xilinx Virtex-5 BlockRAM
User Guide.

Peter Alfke, Xilinx Applications

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Asynchronous FIFO with depth that is not a power of 2 googler Verilog 6 05-15-2008 10:10 AM
FIFO : Synchronous WRITE, Asynchronous READ ? Pasacco FPGA 11 06-08-2007 05:48 AM
Replacing/emulating an asynchronous FIFO Daniel O'Connor FPGA 5 02-09-2007 04:59 PM
asynchronous FIFO design kelvins FPGA 3 04-10-2006 07:35 PM
Asynchronous FIFO design question [email protected] FPGA 12 03-08-2006 04:32 PM


All times are GMT +1. The time now is 08:41 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved