FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 08-03-2005, 03:02 AM
praetorian
Guest
 
Posts: n/a
Default Area Group IOB Range

Hi

I'm trying to put an IOB range contraint on an AREA_GROUP

I did the following:

AREA_GROUP "GRP0" RANGE = A2:A25;

But the mapper refuses to recognize it. I looked up IOB AREA_GROUP
constraint in the constraints guide. It doesn't provide details on
actual syntax.

Does anyone have experience using this contraint? Examples would be most
welcome.

Thanks
Reply With Quote
  #2 (permalink)  
Old 08-03-2005, 10:30 PM
Guest
 
Posts: n/a
Default Re: Area Group IOB Range



IOB Ranges are supported directly, but depending on what you're trying
to do, here are a few ideas:

Use a LOC on each IO assigned to a list of sites:
NET "name" LOC = "A2, A3, A4,";

Use a LOC on each IO assigned to wildcard site specification (not 100%
sure this works):
NET "name" LOC = "A*";

Use a LOC on each IO assigned to a Bank:
NET "name" LOC = "BANK0";
NET "name" LOC = "TL"; //half-edge constraint
NET "name" LOC = "T"; //edge constraint

Range constrain your IO to a clock region:
For a single region:
AREA_GROUP "group_name" RANGE = CLOCKREGION_X#Y#;

For a range of clock regions that form a rectangle:
AREA_GROUP "group_name" RANGE = CLOCKREGION_X#Y#:CLOCKREGION_X#Y#;

For a list of clock regions:
AREA_GROUP "group_name" RANGE = CLOCKREGION_X#Y#,CLOCKREGION_X#Y#,...;

Bret

Reply With Quote
  #3 (permalink)  
Old 08-03-2005, 11:01 PM
praetorian
Guest
 
Posts: n/a
Default Re: Area Group IOB Range

[email protected] wrote:
>
> IOB Ranges are supported directly, but depending on what you're trying
> to do, here are a few ideas:
>
> Use a LOC on each IO assigned to a list of sites:
> NET "name" LOC = "A2, A3, A4,";
>
> Use a LOC on each IO assigned to wildcard site specification (not 100%
> sure this works):
> NET "name" LOC = "A*";
>
> Use a LOC on each IO assigned to a Bank:
> NET "name" LOC = "BANK0";
> NET "name" LOC = "TL"; //half-edge constraint
> NET "name" LOC = "T"; //edge constraint
>
> Range constrain your IO to a clock region:
> For a single region:
> AREA_GROUP "group_name" RANGE = CLOCKREGION_X#Y#;
>
> For a range of clock regions that form a rectangle:
> AREA_GROUP "group_name" RANGE = CLOCKREGION_X#Y#:CLOCKREGION_X#Y#;
>
> For a list of clock regions:
> AREA_GROUP "group_name" RANGE = CLOCKREGION_X#Y#,CLOCKREGION_X#Y#,...;
>
> Bret
>

I'm not trying to give LOC constrainst. If you read the constraints
guide, the AREA_GROUP/RANGE pair has an IOB constraint. I just want to
know how that is use.
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
parameter range specification Verictor Verilog 1 03-27-2007 03:28 AM
defining a range in Verilog kb33 Verilog 2 03-26-2006 10:08 PM
area group constraint for quadranting Tim FPGA 1 06-17-2005 11:31 PM
Can assign same area group to multiple modules? Kelvin @ SG FPGA 1 04-30-2004 10:09 AM


All times are GMT +1. The time now is 02:32 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved