FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 02-13-2004, 09:42 AM
Leszek
Guest
 
Posts: n/a
Default APEX fit problem

Hi,
I have big problem to move my project (NIOS + some hardware) from
CYCLONE to APEX20K200. During fit, I have masg:
Error: Logic cell ref_16_system:inst|cpu:the_cpu|cpu_pipeline:the_cp u_pipeline|cpu_compact_alu:the_cpu_compact_alu|cpu _adder_logic_lock_region:the_cpu_adder_logic_lock_ region|cpu_aluadder:the_cpu_aluadder|cpu_hidden_lc ell_4CEF:carryout_reg|regout
requires 5 secondary signals of types non-global clock, non-global
clock enable, non-global clear, non-global synchronous clear, and
non-global synchronous load, but the selected device allows only 4
signals

Quartus HELP remarks, that I have to switch Auto Global Clock and
Signals "ON". I did it, but error still keep. What I can do?
Best regards
Leszek
[email protected]
Reply With Quote
  #2 (permalink)  
Old 02-13-2004, 06:11 PM
Jesse Kempa
Guest
 
Posts: n/a
Default Re: APEX fit problem

[email protected] (Leszek) wrote in message news:<[email protected]. com>...
> Hi,
> I have big problem to move my project (NIOS + some hardware) from
> CYCLONE to APEX20K200. During fit, I have masg:
> Error: Logic cell ref_16_system:inst|cpu:the_cpu|cpu_pipeline:the_cp u_pipeline|cpu_compact_alu:the_cpu_compact_alu|cpu _adder_logic_lock_region:the_cpu_adder_logic_lock_ region|cpu_aluadder:the_cpu_aluadder|cpu_hidden_lc ell_4CEF:carryout_reg|regout
> requires 5 secondary signals of types non-global clock, non-global
> clock enable, non-global clear, non-global synchronous clear, and
> non-global synchronous load, but the selected device allows only 4
> signals
>
> Quartus HELP remarks, that I have to switch Auto Global Clock and
> Signals "ON". I did it, but error still keep. What I can do?
> Best regards
> Leszek
> [email protected]



Leszek,

Have you re-generated your SOPC Builder system (Nios and all
peripherals) for the Apex family? There are several device
architecture-specific optimizations that go into the generated
VHDL/Verilog code depending on the device family you choose; many
Stratix and Cyclone features are not supported on Apex, and merely
changnig the device & pin assignments in Quartus won't address these.

Jesse Kempa
Altera Corp.
jkempa at altera dot com
Reply With Quote
Reply

Bookmarks


Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
32 Bit APEX optimized RISC Antti Lukats FPGA 0 02-08-2004 03:48 PM
Apex power calculator Dave Wilson FPGA 2 11-21-2003 11:37 PM


All times are GMT +1. The time now is 12:37 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2024, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved