FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 08-11-2003, 05:11 PM
Tom Hawkins
Guest
 
Posts: n/a
Default ANN: Confluence 0.6

Confluence is a functional programming language for
digital logic design (FPGA/ASIC), real-time embedded
software development, and DSP modeling.

Confluence source code compiles into Verilog, VHDL, C,
and Python for synthesis, implementation, and verification.

The release of Confluence 0.6 features many language and
compiler improvements including simplified syntax, static
connection analysis, and increased debugging visibility.

Also in the release is a new unit testing framework for
assertion based verification of Confluence programs and
output code (HDL/C/Python). Test suites, packaged in the
distribution, use the framework to verify the Confluence
standard libraries and output code generators.

Release Notes, Documentation, and Download:
http://www.launchbird.com/download.html

Online Compiler:
http://www.launchbird.com/cgi-bin/compiler.py

Confluence Mailing Lists:
http://www.launchbird.com/mailinglists.html

--
Tom Hawkins
Launchbird Design Systems, Inc.
952-200-3790
[email protected]
http://www.launchbird.com/
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Confluence 0.10.3 Released tom Verilog 0 02-17-2005 10:19 PM
[ANN] Confluence 0.7.1 Released Tom Hawkins Verilog 0 10-23-2003 11:17 PM


All times are GMT +1. The time now is 08:02 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved