FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 12-16-2003, 04:05 PM
zhao
Guest
 
Posts: n/a
Default Altera Stratix 80: How to divide a bits stream to even bits streamand odd bits stream

Hi,

I want to make a block-based design using megafunctions and other
primitives of QuartusII 3.0. The design is to dived a bits stream to
even bits stream and odd bits stream.
/ d0,d2,d4,...
d0,d1,d2,d3,d4,d5... /
\
\ d1,d3,d5,...
Please give me some hints.

Thanks

Reply With Quote
  #2 (permalink)  
Old 12-16-2003, 05:45 PM
Mike Treseler
Guest
 
Posts: n/a
Default Re: Altera Stratix 80: How to divide a bits stream to even bitsstream and odd bits stream

zhao wrote:

> I want to make a block-based design using megafunctions and other
> primitives of QuartusII 3.0. The design is to dived a bits stream to
> even bits stream and odd bits stream.
> / d0,d2,d4,...
> d0,d1,d2,d3,d4,d5... /
> \
> \ d1,d3,d5,...


How about a counter on rx_clk running 0,1,0,1,0,1,...
with its Q going to shiftA enable
and not Q going to the shiftB enable.
Both shifters also on rx_clk.

Note that you don't need to
bother with megafunctions
for shifters and counters.

-- Mike Treseler

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Mapping of bits in Verilog ! dash82 Verilog 0 11-02-2007 01:50 AM
truncate 20 bits to 10 bits mmt1 Verilog 1 02-18-2006 05:31 PM
Bits access of variables Anton Ng Verilog 0 05-08-2004 07:50 AM


All times are GMT +1. The time now is 01:16 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved