FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 04-11-2006, 06:22 PM
Sander & Stieneke Odekerken
Guest
 
Posts: n/a
Default Altera Nios II & PCI Compiler 4.1.0 Question

Hi,

I'm using SOPC Builder and added some components, including NIOS II,
external RAM and a PCI Host-Bridge (PCI Compiler 4.1.0). Is there, by
coincidence, a reference design available of a system using Nios II and the
PCI Compiler together? I know there is a reference design in the PCI
Compiler User Guide, but it doesn't use the Nios II processor, which I
really need in my design.

Another problem I'm facing is that I can't read/write any information
from/to the configuration space of the internal PCI master/target device or
any other (external) PCI device (actually I didn't tried that because I
first want to know if it works before I blow up the device :-) ). Should
configuration be done in VHDL or can
it be done in software? If it is possible using software, do I have to write
to the Avalon bus or directly to the PCI Bus Access slave port? Do you have
any examples or reference of how to do a configuration by software?

Thanks,

Sander Odekerken


Reply With Quote
  #2 (permalink)  
Old 04-12-2006, 09:25 AM
Nial Stewart
Guest
 
Posts: n/a
Default Re: Altera Nios II & PCI Compiler 4.1.0 Question

"Sander & Stieneke Odekerken" <[email protected]> wrote in message
news:[email protected]
> Another problem I'm facing is that I can't read/write any information
> from/to the configuration space of the internal PCI master/target device or
> any other (external) PCI device (actually I didn't tried that because I first want to know if it
> works before I blow up the device :-) ). Should configuration be done in VHDL or can
> it be done in software? If it is possible using software, do I have to write
> to the Avalon bus or directly to the PCI Bus Access slave port? Do you have
> any examples or reference of how to do a configuration by software?



Sander,

I presume this is so you can insert a board with a NIOS core into a
system that has a PCI bus?

The configuration registers are normally initialised by whatever's driving
the PCI bus.

As an example in a PC when it boots up it walks down the PCI bus detecting
devices and allocating memory addresses etc to them. You probably shouldn't be
trying to write to these from the other side of the PIC interface.



Nial.


Reply With Quote
  #3 (permalink)  
Old 04-12-2006, 06:23 PM
Sander & Stieneke Odekerken
Guest
 
Posts: n/a
Default Re: Altera Nios II & PCI Compiler 4.1.0 Question

The whole system is intended for a quick check if self-made PCI devices
work.



The goal is to use Nios as the Host processor and to use a PCI Host-Bridge
to interface Nios to the PCI bus. The board should be working without a PC
(standalone). This means that the Nios core is the only bus master in the
system and should do the configuration cycles etc. in software. You can
interpret this as if I'm making my own mini motherboard, only using PCI.



The software running on the Nios core should walk down the PCI bus to detect
any attached device and do the rest of the configuration and other
read/write cycles.



Sander







"Nial Stewart" <[email protected]> schreef in bericht
news:[email protected]
> "Sander & Stieneke Odekerken" <[email protected]> wrote in
> message news:[email protected]
>> Another problem I'm facing is that I can't read/write any information
>> from/to the configuration space of the internal PCI master/target device
>> or
>> any other (external) PCI device (actually I didn't tried that because I
>> first want to know if it works before I blow up the device :-) ). Should
>> configuration be done in VHDL or can
>> it be done in software? If it is possible using software, do I have to
>> write
>> to the Avalon bus or directly to the PCI Bus Access slave port? Do you
>> have
>> any examples or reference of how to do a configuration by software?

>
>
> Sander,
>
> I presume this is so you can insert a board with a NIOS core into a
> system that has a PCI bus?
>
> The configuration registers are normally initialised by whatever's driving
> the PCI bus.
>
> As an example in a PC when it boots up it walks down the PCI bus detecting
> devices and allocating memory addresses etc to them. You probably
> shouldn't be
> trying to write to these from the other side of the PIC interface.
>
>
>
> Nial.
>



Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Altera FIR compiler mel FPGA 0 03-14-2006 01:23 PM
Altera FIR compiler 3.1.0, no filter ouput yyz FPGA 0 07-15-2004 06:58 PM
FLASH memory programming with Altera NIOS and same question for Xilinx George FPGA 5 01-10-2004 11:36 PM


All times are GMT +1. The time now is 01:24 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved