FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 12-22-2004, 12:05 PM
san
Guest
 
Posts: n/a
Default AHB master related

question asked to arm on 22/12/2004
-----------------------------------
my questions are:
1) when the master on AHB bus is getting ready signal low from slave
then is there any way the master start a new transaction on the bus.
Also if slave give the error response after some predefined number of
cycle to release the bus then is it a correct approach or is there any
better approach to release the master and bus to do other operation.
2) when the slave give retry response to master then is it possible for

the bus master to start a new transaction on the bus for same or
different slave. Is it that the particular master is blocked on getting
retry response

Reply With Quote
  #2 (permalink)  
Old 12-22-2004, 05:54 PM
Mike Lewis
Guest
 
Posts: n/a
Default Re: AHB master related


"san" <[email protected]> wrote in message
news:[email protected] ups.com...
> question asked to arm on 22/12/2004
> -----------------------------------
> my questions are:
> 1) when the master on AHB bus is getting ready signal low from slave
> then is there any way the master start a new transaction on the bus.
> Also if slave give the error response after some predefined number of
> cycle to release the bus then is it a correct approach or is there any
> better approach to release the master and bus to do other operation.
> 2) when the slave give retry response to master then is it possible for
>
> the bus master to start a new transaction on the bus for same or
> different slave. Is it that the particular master is blocked on getting
> retry response
>


Have you looked at the amba spec supplied on the ARM website.
Proper protocol is described in that document.

I believe that once a master starts an access ... it can't do anything
else untl that transaction is completed. Split transacttions are available
but they are intended to free up the bus for other masters to use a bus
while the master that is split waits for the slave to be ready.

A retry is just that ... the master retries its cycle to that slave.

Again it is best to read the spec. ... I believe these types of transactions
are adequatly described.

Mike


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
How do I handle this ASIC memory related issue? Novice Verilog 2 03-15-2006 02:14 AM
Multiple related clocks in Verilog? Tobias Weingartner Verilog 1 01-10-2006 11:47 PM
Ann: Link-list to FPGA related topics / sites Peter Seng FPGA 0 08-31-2004 06:02 PM
problems with `include and other related stuff DW Verilog 1 06-17-2004 05:29 PM
Older versions of AMBA related documentation? Nikos Kostis Verilog 0 07-06-2003 07:41 PM


All times are GMT +1. The time now is 05:35 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved