FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 05-26-2006, 01:38 PM
Guest
 
Posts: n/a
Default Agility - user experiences? (newbie)

Hi,

Has anyone got experience using Celoxica Agility to synthesise SystemC?
I haven't had much luck using version 1.0 (Build 4112) to generate
VHDL.

Problems include:

- errors when assigning values to individual sc_bv elements (be it from
boolean, int, char, or sc_logic).

- difficulties with arrays of primitive types at class level (I
converted my code to a mess of switch statements to avoid this).

- failing to unroll a loop which assigned zeros to all elements of a
small fixed-size boolean array.

- fatal exceptions during synthesis.

These problems arise with SystemC source that simulates OK.

The errors seem fairly inconsistent, which makes me think that either
Agility version 1.0 is still immature, or else my installation is
broken somehow. I'd really appreciate it if someone could shed some
light on this.

Thanks!

Bob.

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
C-to-gates experiences Stephen Craven FPGA 3 09-26-2005 04:28 PM
Experiences with SPARTAN3? Thomas Bartzick FPGA 7 10-22-2004 04:46 PM
Experiences with Microblaze and Nios Robert Davis FPGA 5 02-04-2004 11:25 PM


All times are GMT +1. The time now is 08:31 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved