FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA
欢迎光临我的单片机博客,资料多多,文章多多 欢迎光临我的单片机博客,资料多多,文 *多多
Register FAQ Members List Calendar Search Today's Posts Mark Forums Read

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 07-04-2006, 12:03 PM
Guest
  
Posts: n/a
Default 欢迎光临我的单片机博客,资料多多,文 *多多
unaided.21ic.org
涉及开发板,51单片机,avr单片机,usb通讯 ,fpga**
有很多源*级资料
Reply With Quote
Reply

Bookmarks

« Problem to extend Xilinx GSRD Design | ADPLL (50Hz to 2kHz) »
Thread Tools
Display Modes
Linear Mode Linear Mode

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts
BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


All times are GMT +1. The time now is 12:01 PM.

Contact Us - FPGA Central - Archive - Privacy Statement - Terms of Service - Top

Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2024, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved