FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal


Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 11-28-2007, 10:26 AM
Timo Gerber
Posts: n/a
Default Adding Desing to an Xilins Platform Studio project

I'm trying to add an existing project which successfully synthesized and
simulated with ISE 8.2 and Modelsim to an XPS-project.
It's verilog / VHDL Mixed, with the top-module being verilog with vhdl
and verilog submodules.
so I started using the import peripheral wizard, and it is recognizing
my .prj file correctly.

However I get an error in the HDL Analyzing Step:
HDLCompilers:87 - "C:\.....\top_module.v" line 217 Could not find
module/primitive 'sub_module'

"sub_module" is a vhdl-entity though.

An I can't see any message in the log file like "Compiling VHDL Moduel..."

Only verilog-messages are appearing. In the HDL Source File Path the
VHDL-Files are recognized. Yes, I put the language-droplist to mixed.

any hints?

Reply With Quote


Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On

Similar Threads
Thread Thread Starter Forum Replies Last Post
Xilinx Platform Studio adding Xilinx coreGen IP [email protected] FPGA 3 02-21-2007 06:30 PM
xilinx platform studio 7.1i chriskoh FPGA 0 09-13-2006 05:02 PM
Help in the platform studio(EDK) subint FPGA 8 06-29-2006 01:22 PM
Xilinx Platform Studio - Vertex II Pro board nkishorebabu123 FPGA 1 04-11-2005 03:48 PM
problem with xilinx platform studio 6.2i Ram FPGA 2 02-08-2005 07:44 AM

All times are GMT +1. The time now is 04:35 AM.

Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved