FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 05-15-2009, 05:34 AM
Antti
Guest
 
Posts: n/a
Default actel block RAM initial value

hi

can not find in the datasheets, i need to know if the RAM blocks are
known 0 filled at power up or not.
Actel docs only talk about methods of init, but do not seem to mention
the power up value of the ram cells

Antti
Reply With Quote
  #2 (permalink)  
Old 05-15-2009, 01:18 PM
whygee
Guest
 
Posts: n/a
Default Re: actel block RAM initial value

Hi,

Antti wrote:
> hi
>
> can not find in the datasheets, i need to know if the RAM blocks are
> known 0 filled at power up or not.
> Actel docs only talk about methods of init, but do not seem to mention
> the power up value of the ram cells


I would make a simple test : make a design that simply dumps the SRAM.
But I guess that the cells are more or less random. There is no /RESET
input to the SRAM cells, only to the buffers.
Don't count on a particular value at power-up :-/
If they change the SiO2 process or foundry, you're stuck.

> Antti

yg

--
http://ygdes.com / http://yasep.org
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Using absolute time unit in initial block googler Verilog 4 11-04-2006 12:59 AM
initial block processing in XST 8.1, part 2 Jeff Brower FPGA 0 05-26-2006 07:41 PM
initial block processing in XST 8.1 Jeff Brower FPGA 2 05-22-2006 03:35 PM
declaration and initialization inside initial block Nikhil Verilog 3 11-02-2004 06:32 PM
declaration and initialization inside initial block Nikhil Verilog 0 11-01-2004 03:32 PM


All times are GMT +1. The time now is 04:41 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved