FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > DSP

DSP comp.dsp newsgroup, mailing list

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 11-07-2007, 05:36 PM
SYL
Guest
 
Posts: n/a
Default windowed sinc - what is this window?

Hi,

I came across this the other day,

for i=0:1:2*hLen
sinc(i-hLen) * pow(cos(PI*(i-hLen)/(2*hLen)),beta);

I know it is a windowed sinc, but what is the window function being
used? the pow() part.

Thanks
syl

Reply With Quote
  #2 (permalink)  
Old 11-07-2007, 06:05 PM
dbd
Guest
 
Posts: n/a
Default Re: windowed sinc - what is this window?

On Nov 7, 9:36 am, SYL <[email protected]> wrote:
> Hi,
>
> I came across this the other day,
>
> for i=0:1:2*hLen
> sinc(i-hLen) * pow(cos(PI*(i-hLen)/(2*hLen)),beta);
>
> I know it is a windowed sinc, but what is the window function being
> used? the pow() part.
>
> Thanks
> syl


This window sometimes appears in the literature as the 'cosine-lobe'
or 'cosine-bell' window. So that would become: 'cosine-lobe to a
power' in your expression. However there are people who use these
terms for some of the 'raised cosine' windows so you have to be
careful. Also, the equivalent window over the region 0 to pi is the
'sine-lobe' window where powers of 1 and 3 seem most common.

Dale B. Dalrymple
http://dbdimages.com
http;//stores/lulu/com/dbd

Reply With Quote
Reply

Bookmarks


Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Generating a windowed-sinc function directly in the frequency domain Michel Rouzic DSP 8 12-26-2005 10:15 PM
sample rate conversion: Windowed-Sinc v.s. Lagrange v.s. B-Spline? lighthsu DSP 12 11-12-2005 08:38 AM
windowed FIR Gert Baars DSP 3 09-09-2005 02:45 PM
Windowed-sinc function Michel Rouzic DSP 47 09-07-2005 10:36 AM
Windowed periodogram doduck DSP 2 05-18-2005 07:20 PM


All times are GMT +1. The time now is 11:41 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2024, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved