FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > DSP

DSP comp.dsp newsgroup, mailing list

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 11-29-2009, 03:35 AM
brent
Guest
 
Posts: n/a
Default RLC circuit tutorial

I have created a tutorial on the series RLC circuit. It uses
interactive flash programs with embedded audio. It is located here:

http://www.fourier-series.com/RLC-Circuit/index.html


It consists of three parts:

Program 1: The transient response of the series rlc circuit. It
includes user interaction plus all the math behind deriving the
specific transient response with initial conditions is included

Program 2: The steady state response of the rlc circuit. See how to
interpret the transfer function. Do you know how to interpret the
transfer function when it has complex numbers in it? You can learn by
seeing how negative frequency must be considered. Furthermore, you
will see not only the magnitude response of the steady state response,
but also the phase response! All math explained

Program3: See how the impulse response is derived. Use the
interactive controls to make different rlc circuits and see the
impulse response. Next use convolution to put in various input
waveforms to see the output response of the rlc circuit. You will see
how convolution actually works. The math involved in deriving the
impulse response is explained.
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
FMCW circuit pswd(小刀) DSP 0 05-17-2009 02:26 AM
Circuit with two poles? gokul_s1 DSP 4 02-02-2008 05:34 PM
control circuit for a bus [email protected] VHDL 1 06-09-2006 07:41 AM
control circuit for a bus [email protected] VHDL 0 06-06-2006 09:46 AM
JTAG USB Circuit fecs2 FPGA 5 09-22-2005 02:42 AM


All times are GMT +1. The time now is 02:20 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved