FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal


Go Back   FPGA Groups > NewsGroup > DSP

DSP comp.dsp newsgroup, mailing list

LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 09-03-2003, 07:12 PM
Ken Asbury
Posts: n/a
Default Re: image in image search

"Andreas" <reiff(remove_me)@amo.de> wrote in message news:<[email protected]>...
> Hello!
> I am trying to implement an algorithm which is supposed to find the best
> match of a given (small) image in a larger image.
> I have thought about a few (naive) ways of implementation, and recently have
> been pointed at FT and wavelets, which - if applicable - sound rather
> interesting for my problem.
> So I was wondering whether you can give me any tips on whether using those
> transformations makes sense, and also - if you know about these matters as
> well - how well such an algorithm can be parallelized (as I am going to
> implement the algorithm on a few FPGAs), or if there may be approaches which
> are better suited.
> Best regards and thx for any answers,
> Andreas

FT and wavelet algorithms can easily be run in parallel on successive
lines of a scanned image. Some of the other algorithms used in
further compressing the image might be less well adapted to parallel
processing but they usually consume a lesser portion of your compute

Ken Asbury
Reply With Quote


Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On

Similar Threads
Thread Thread Starter Forum Replies Last Post
Image input Ghazal FPGA 5 09-02-2008 11:03 AM
image processing [email protected] FPGA 2 10-30-2006 08:09 AM
EDK vs. ISE for image processing fpganovice FPGA 12 08-19-2006 01:52 AM
image sensors? bob Verilog 0 01-27-2004 04:18 PM
Re: image in image search Jerry Avins DSP 0 09-03-2003 04:20 PM

All times are GMT +1. The time now is 01:38 AM.

Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2020, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved