View Single Post
  #2 (permalink)  
Old 04-04-2005, 08:14 AM
Neo
Guest
 
Posts: n/a
Default Re: VHDL language of choice?

verilog is widely prevalent in asic design world and is the language of
choice. But in FPGA design community both are widely used.

Reply With Quote