View Single Post
  #5 (permalink)  
Old 06-25-2003, 07:04 PM
Mike Treseler
Guest
 
Posts: n/a
Default Re: event in state machine



Troels Smit wrote:

>
> When in a state, why is it not ok to listen for an event of another signal ??


For simulation, that would work. It's legal VHDL.

For synthesis you should use the synchronous template.
The only event in synthesis is the rising edge of the clock.
Other "events" become synchronous strobes
Clock inputs to the dflops are not used for
any signal other than clk.

_|___|___|__ clk'event
_________________
______________/ my_output
___
_______________/ \__ my_event

-- Mike Treseler

Reply With Quote