View Single Post
  #9 (permalink)  
Old 11-16-2007, 11:51 AM
Posts: n/a
Default Re: synopsys translate_off

It turned out that virtex2 library was not necessary for the "post
PAR" simulation.
It was a mess with different warnings, different logical errors,
library settings.
After I fixed a logical error in my "pcore" and I mapped the "unisim,
xilinxcorelib, xilinxcorelib_ver" in "modelsim.ini",
I see signal toggling that I expected.
Many thanks to Duane Clark, Colin Paul Gloster, beeraka.
Reply With Quote