View Single Post
  #2 (permalink)  
Old 11-12-2007, 04:20 PM
Sascha Frank
Guest
 
Posts: n/a
Default Re: Strange VHDL Error

Sascha Frank wrote:

>
> When I am running it with Modelsim I get the following error:
>
> Package_LTRISC32ca_gen.vhd(355): near "package": expecting: ';'
>


Just found the error, I just have to leave out the package in the end
then it works.

end RISC_Pkg;

Cheers!
Reply With Quote