Initially I also had similar problem.

For double-word write transfer with a 64-bit memory the user guide
information is correct:

When using a double-word write transfer with a 64-bit memory: The
write data push must occur a minimum of one cycle after the address
acknowledge.