View Single Post
  #1 (permalink)  
Old 05-03-2006, 07:37 PM
CMOS
Guest
 
Posts: n/a
Default ports of multidimentional arrays in verilog.

hi,

using verilog how to write a module which has an inpput port for an
array of 8 bit signals and how to write a test bench for it.

thank you.
CMOS

Reply With Quote