View Single Post
  #2 (permalink)  
Old 04-28-2006, 07:59 PM
Ed McGettigan
Guest
 
Posts: n/a
Default Re: Xilinx SystemACE on multi-FPGA board

Stephen Williams wrote:
> -----BEGIN PGP SIGNED MESSAGE-----
> Hash: SHA1
>
>
> OK, Xilinx was uniquely unhelpful this time, so I resort to this
> list. My setup is a SystemACE connected to 1 or 2 Virtex2 FPGAs,
> and also to a PPC405GPr running Linux. The second FPGA is optional,
> and when the optional FPGA is installed, the JTAG is rerouted through
> and a different ACE file supplied. The CF card contains a second
> partition where the Linux fs (ext3) lives.
>
> My problem is that when the second fpga is installed, the board
> will crash Linux within a few minutes. The SystemACE driver is
> getting an error that the JTAG configurator was unable to read
> the configuration stream from the CF. (This is 1/2 nonsense, because
> the chips were programed by the SystemACE under the watchful eye
> of u-boot before Linux was even started.)
>
> The second FPGA is getting programmed (during u-boot) because the
> PPC is able to discover it's PCI id at boot time.
>
> The CFGADDR[2:0] bits are unconnected on our board, as are the
> CFGMODEPIN, POR_BYPASS and POR_RESET. The CFGPROG goes to both
> FPGA devices (with a single pullup.) The CFGINIT is connected to
> only the first FPGA.
>
> So does anybody have any clue why in blue blazes the SystemACE is
> going nuts when the second FPGA is installed?
> - --
> Steve Williams "The woods are lovely, dark and deep.
> steve at icarus.com But I have promises to keep,
> http://www.icarus.com and lines to code before I sleep,
> http://www.picturel.com And lines to code before I sleep."
> -----BEGIN PGP SIGNATURE-----
> Version: GnuPG v1.2.5 (GNU/Linux)
> Comment: Using GnuPG with Mozilla - http://enigmail.mozdev.org
>
> iD8DBQFEUWGfrPt1Sc2b3ikRAvxEAKCG8cxkhWcPVm/pXqH7GzVZ7qzvMACg5sUV
> hgi83BGN/Me2titguc7lDlg=
> =yLSd
> -----END PGP SIGNATURE-----


Not enough information on your problem.

1) In the single Virtex-II case, what does the complete JTAG chain look like?
2) In the dual Virtex-II case, what does the complete JTAG chain look like?
3) Have your connected the DONE pins of the Virtex-II devices together?
4) In the dual Virtex-II case, do both device go DONE?
5) Which device is connected to the MPU port of the SystemACE device?
6) What holds the PPC405GPr in reset until both Virtex-II devices have been configured?
7) What exactly is a PPC405GPr, I think that this is discrete PPC405, but which one?
8) What exactly does this mean?
"The SystemACE driver is getting an error that the JTAG configurator
was unable to read the configuration stream from the CF."
9) It sounds like you filed a case with our hotline, what number were you assigned?

Ed McGettigan
--
Xilinx Inc.
Reply With Quote