View Single Post
  #1 (permalink)  
Old 04-24-2006, 04:58 PM
Eli Hughes
Guest
 
Posts: n/a
Default ISE 8.1 Sub module Synthesis

Hello:

I ran into an issue (which may be a 'feature') in version 8.1 of ISE.
When I have a simple verilog project with a top level module, I can no
longer right click on one of the sub verilog modules for synthesis. In
previous versions (7.1, etc) I could right click on any of the sub
modules and syntehsize them indivdually. In 8.1 the only processes I
have for a submodule are to check syntax, generate schematic symbol and
view instantiation template.


This is a real annoyance as it is nice to add submodules to my project
to synthesize/simulate them indivually before integrating them into my
top level module. If there a way to turn this 'feature' off?

-Eli
Reply With Quote