View Single Post
  #3 (permalink)  
Old 04-18-2006, 03:27 PM
Posts: n/a
Default Re: Implementation of cascadable shift register in virtex FPGA

prav wrote:

> Hi all,
> I was going through the datasheet of virtex2 , in which i read that
> "each 4-input function generator is programmable as a 4-input LUT, 16
> bits of distributed SelectRAM memory, or a 16-bit variable- bits of
> distributed SelectRAM memory, or a 16-bit variable-tap shift register
> element."
> In the diagrams given in the viretx2 datasheet for cascadable shift
> register , i don't seen any clock at all.
> Can anybody clarify on this implementation???
> Regards,
> Prav

See, specifically, Figure 21 on page 16 of "Module 2: Functional
Description" (pdf page 24) from v3.4 of the "Virtex-II Complete Data
Sheet (All four modules)"

Where the DI and WS are illustrated on the LUT with the write strobe
generated as "WSG" from the Write Enable and Clock.
Reply With Quote