Is it possible to take the FPGA.hex file, for example and given that you
know the device, reverse-engineer it into either it's CLB map or back to
it's high-level HDL code?