Thread: Fanout Xilinx
View Single Post
  #1 (permalink)  
Old 09-03-2004, 02:03 PM
Posts: n/a
Default Fanout Xilinx

Hello All,

I am trying to obtain the total fanout of all nets in my design. I
tried using timing to do it and yes, I have all the fanouts. However,
there seems to be number of problems:

1) Path overlaps indicating that the same net might be used more than
the total number of fanouts indicated.

2) What are Tiopi, Tilo and Tioop? Are they different type of wires?
Where is documentation for these things? I can't seem to find them in
the help files.

Is there any straight forward way of finding total fanout besides
parsing the output file with perl or something? Thanks.

Reply With Quote