View Single Post
  #1 (permalink)  
Old 01-01-2004, 04:12 PM
valentin tihomirov
Guest
 
Posts: n/a
Default Getting up-to-date libraries for timing simulation

I have compiled a design with XSE 6.1i. It produced post-synthesis/fitting
VHDL model. ActiveHDL 6.1 simulator fails compilation with *Unknown
identifier "X_ROC"* error. X_ROC is the only primitive that cannot be found
in the SIMPRIM library provided with ActiveHDL. What is the standard
procedure of getting up-to-date libraries: asking library sources from
Xilinx or precompiled .lib file from Aldec? Simulator vendors somehow
optimize pre-compiled libraries.


Reply With Quote